TerosHDL: Making Hardware Development More Easy and Reliable

NGI funding went towards improving the stability of TerosHDL, the creation of a command line version and simplifying the Graphical User Interface (GUI). HDLs are used to to formally describe the structure and behavior of electronic circuits and TerosHDL supports three of them: VHDL, Verilog and SystemVerilog. The IDE integrates tools that are developed by Teros Technology as well as from other open source projects such as WaveDrom, VUnit and Edalize (also funded by NLnet). TerosHDL aims to make ASIC/FPGA development easier and more reliable in order to reduce the adaptation time for new users of hardware languages and help professionals streamline their development process. Improvements were also made to the project manager such as adding support for OSVVM (the most popular open source framework for VHDL), VUnit and cross-file. TerosHDL is funded through the NGI Assure programme, a fund established by NLnet with financial support from the European Commission's Next Generation Internet programme.

This article was collected and archived by Digital Sovereignty Watch from an institutional or public source relevant to digital sovereignty, technology policy, cybersecurity, cloud services, artificial intelligence or European regulation.

Read original source